View PI74FCT162244MT_1295967.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Logic Block Diagram
1OE 3OE
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74FCT162244MT 16-BIT HEAVY BUFFER/LINE DRIVER
PI74FCT162244MT
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321 21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
Fast CMOS 16-Bit Heavy Buffer/Line Drivers
Product Features:
* Very high-speed buffer drivers for 150 pF heavy load and all 16-bit switching in 4.8ns max * Meets JEDEC specification for DRAM DIMM module buffer propagation delay * Low noise drivers: minimal undershoot/ringback and typical VOLP (output ground bounce) < 0.6V * Packages available: - 48-pin 240-mil wide plastic TSSOP (A) - 48-pin 300-mil wide plastic SSOP (V)
Product Description:
Pericom Semiconductor's PI74FCT series of logic circuits are produced in the Company's advanced CMOS technology, achieving industry leading speed grades. The PI74FCT162244MT is a non-inverting 16-bit buffer/line driver designed specifically for applications driving heavy loads--ideally for DRAM modules/arrays and heavy load bus applications. This very high-speed, high-drive, low noise buffer driver device meets the JEDEC specification for DRAM DIMM module buffer drivers. The PI74FCT162244MT offers a flow-through organization for ease of board layout. This part is plug-in compatible with the 74ABT16244/162244 and excels in applications where much higher speed and lower power dissipation are required. The output drivers of the PI74FCT162244MT have the features of a balanced drive and controlled edge rate, resulting in minimal undershoot/ringback and ground bounce. This eliminates the need for external series termination resistors.
1A0
1Y0
3A0
3Y0
1A1
1Y1
3A1
3Y1
1A2
1Y2
3A2
3Y2
1A3
1Y3
3A3
3Y3
2OE
4OE
2A0
2Y0
4A0
4Y0
2A1
2Y1
4A1
4Y1
2A2
2Y2
4A2
4Y2
2A3
2Y3
4A3
4Y3
1
PS2043A 03/12/96
Product Pin Description
Pin Name xOE xAx xYx GND VCC Description 3-State Output Enable Inputs (Active LOW) Inputs 3-State Outputs Ground Power
Product Pin Configuration
1OE 1Y0 1Y1
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74FCT162244MT 16-BIT HEAVY BUFFER/LINE DRIVER
Truth Table
Inputs(1)
XOE
L L H Note: 1. H X L Z
xAx L H X
Outputs(1) xYx L H Z
= High Voltage Level = Don't Care = Low Voltage Level = High Impedance
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
48 47 46 45 44 43 42 41 40 39
2OE 1A0 1A1
GND
1Y2 1Y3
GND
1A2 1A3
VCC
2Y0 2Y1
VCC
2A0 2A1
GND
2Y2 2Y3 3Y0 3Y1
GND
2D2 2A3 3A0 3A1
48-PIN V48 A48
38 37 36 35 34 33 32 31 30 29 28 27 26 25
GND
3Y2 3Y3
GND
3A2 3A3
VCC
4Y0 4Y1 GND 4Y2 4Y3 4OE
VCC
4A0 4A1 GND 4A2 4A3 3OE
2
PS2043A 03/12/96
Output Drive Characteristics (Over the Operating Range)
Parameters Description VOH VOL IODL IODH Output HIGH Voltage Output LOW Voltage Output LOW Current Output HIGH Current Test Conditions(1) VCC = Min., VIN = VIH or VIL IOH = -24.0 mA VCC = Min., VIN = VIH or VIL IOL = 24 mA VCC = 5V, VIN = VIH OR VIL, VOUT = 1.5V(3) VCC = 5V, VIN = VIH OR VIL, VOUT = 1.5V(3) Min. 2.4 60 -60 Typ(2) 3.3 0.3 115 -115 Max. 0.55 150 -150 Units V V mA mA
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74FCT162244MT 16-BIT HEAVY BUFFER/LINE DRIVER
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature .................................................................... -65C to +150C Ambient Temperature with Power Applied .................................... -40C to +85C Supply Voltage to Ground Potential (Inputs & Vcc Only) .............. -0.5V to +7.0V Supply Voltage to Ground Potential (Outputs & D/O Only) ........... -0.5V to +7.0V DC Input Voltage ............................................................................ -0.5V to +7.0V DC Output Current ..................................................................................... 120 mA Power Dissipation ..........................................................................................1.0W Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
DC Electrical Characteristics (Over the Operating Range, TA = -40C to +85C, VCC = 5.0V 10%)
Parameters Description VIH VIL IIH IIL IOZH IOZL VIK IOS IO VH Input HIGH Voltage Input LOW Voltage Input HIGH Current Input LOW Current High Impedance Output Current Clamp Diode Voltage Short Circuit Current Output Drive Current Input Hysteresis Test Conditions(1) Guaranteed Logic HIGH Level Guaranteed Logic LOW Level VCC = Max. VCC = Max. VCC = Max. VCC = Max. VCC = Min., IIN = -18 mA VCC = Max.(3), VOUT = GND VCC = Max.(3), VOUT = 2.5V Min. 2.0 VIN = VCC VIN = GND VOUT = 2.7V VOUT = 0.5V -80 -50 -0.7 -140 100 0.8 1 -1 1 -1 -1.2 -200 -180 Typ(2) Max. Units V V A A A A V mA mA mV
Capacitance (TA = 25C, f = 1 MHz)
Parameters(4) CIN COUT Description Input Capacitance Output Capacitance Test Conditions VIN = 0V VOUT = 0V Typ 4.5 5.5 Max. 6 8 Units pF pF
Notes: 1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at Vcc = 5.0V, +25C ambient and maximum loading. 3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second. 4. This parameter is determined by device characterization but is not production tested.
3
PS2043A 03/12/96
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74FCT162244MT 16-BIT HEAVY BUFFER/LINE DRIVER
Power Supply Characteristics
Parameters Description ICC ICC ICCD Quiescent Power Supply Current Supply Current per Input @ TTL HIGH Supply Current per Input per MHz(4) Test Conditions(1) VCC = Max. VCC = Max. VCC = Max., Outputs Open XOE = GND One Bit Toggling 50% Duty Cycle VCC = Max., Outputs Open fI = 10 MHZ 50% Duty Cycle XOE = GND One Bit Toggling VCC = Max., Outputs Open fI = 2.5 MHZ 50% Duty Cycle XOE = GND 16 Bits Toggling VIN = GND or VCC VIN = 3.4V(3) VIN = VCC VIN = GND Min. Typ(2) 0.1 0.5 60 Max. 500 1.5 100 Units A mA A/ MHz
IC
Total Power Supply Current(6)
VIN = VCC VIN = GND
0.6
1.5(5)
mA
VIN = 3.4V VIN = GND VIN = VCC VIN = GND
0.9 2.4
2.3(5) 4.5(5)
VIN = 3.4V VIN = GND
6.4
16.5(5)
Notes: 1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device. 2. Typical values are at Vcc = 5.0V, +25C ambient. 3. Per TTL driven input (VIN = 3.4V); all other inputs at Vcc or GND. 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations. 5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested. 6. IC =IQUIESCENT + IINPUTS + IDYNAMIC IC = ICC + ICC DHNT + ICCD (fCP/2 + fINI) ICC = Quiescent Current ICC = Power Supply Current for a TTL High Input (VIN = 3.4V) DH = Duty Cycle for TTL Inputs High NT = Number of TTL Inputs at DH ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL) fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices) fI = Input Frequency NI = Number of Inputs at fI All currents are in milliamps and all frequencies are in megahertz.
4
PS2043A 03/12/96
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74FCT162244MT 16-BIT HEAVY BUFFER/LINE DRIVER
Switching Characteristics over Operating Range - High-LoadCondition
162244MT Com. Min Max Unit 4.8 6.2 5.6 0.5 ns ns ns ns
Parameters Description tPLH tPHL tPZH tPZL tPHZ tPLZ tSK(o) Propagation Delay(2) XAX to XYX Output Enable Time XOE to XAX or XYX Output Disable Time(3) XOE to XAX or XYX Output Skew(4)
Conditions(1)
CL = 150 pF 1.5 All 16 Bits Switching CL = 50 pF 1.5 RL = 500 1.5 --
Notes: 1. See test circuit and wave forms. 2. Minimum limits are guaranteed but not tested on Propagation Delays. 3. This parameter is guaranteed but not production tested. 4. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.
5
PS2043A 03/12/96
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74FCT162244MT 16-BIT HEAVY BUFFER/LINE DRIVER
Application Note
Almost all propagation delay specifications in standard data books are specified for one single bit switching, not multiple-bit switching. The propagation delay tPLH/tPHL of a buffer driver increases very significantly for all 16 bits switching simultaneously, as compared with one single bit switching.
For realistic heavy load applications such as DRAM modules and per JEDEC DRAM module specification, the driver propagation delay should be specified for all 16 bits switching worst case. The specification for one single bit switching in standard data books has no useful meaning. The following PI74FCT162244MT test data are tested under 150 pF heavy loads and all 16 bits switching simultaneously:
Figure 1. Vertical voltage scale is 1.0V/div. Reference voltage level y2 at the middle is 1.5V. Horizontal time scale is 1.0 ns/div. For PI74FCT162244MT with 150 pF loads, all 16 bits switching, the propagation delay tPLH is 3.64 ns. Minimal undershoot and overshoot.
6
PS2043A 03/12/96
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74FCT162244MT 16-BIT HEAVY BUFFER/LINE DRIVER
Figure 2. For PI74FCT162244MT, with 150pF load, all 16 bits switching, the propagation delay tPHL is 4.3ns.
Figure 3. For PI74FCT162244MT, Output Skew tLH of less than 300 ps under 150 pF load, and all 16 bits switching.
7
PS2043A 03/12/96
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74FCT162244MT 16-BIT HEAVY BUFFER/LINE DRIVER
Figure 4. For PI74FCT162244MT, Output Skew tHL is less than 300 ps under 150 pF load, and all 16 bits switching.
Pericom Semiconductor Corporation 2380 Bering Drive * San Jose, CA 95131 * 1-800-435-2336 * Fax (408) 435-1100 * http://www.pericom.com
8
PS2043A 03/12/96

▲Up To Search▲

Price & Availability of PI74FCT162244MT

	To Download PI74FCT162244MT Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .